Showing 30 of 27309 results
Writing skills in Xe's voice: style, slop removal, post review, and diagrams.
T4 operating skills + multi-agent + web/UI design + karpathy guidelines, with SessionStart/UserPromptSubmit/PreToolUse hooks that keep a session on the T4 rails.
Download Xiaoyuzhou (小宇宙) podcast episodes to local .m4a files using aria2c multi-connection download — up to 6 episodes in parallel
Persistent, schema-structured memory for coding agents. Save and recall your own data through xmemory's remote MCP server, bind instances per project, and load their context at session start.
MCP server that exposes XMTP documentation as searchable tools
Infrastructure and tools for decentralized messaging protocol integration and messaging agent development.
Xu phat vi pham hanh chinh linh vuc HOA CHAT va VAT LIEU NO CONG NGHIEP - So Cong Thuong tinh Lao Cai: NĐ 275/2026/ND-CP (hieu luc 25/8/2026, truoc do van ap dung ND 71/2019 sd ND 17/2022), phan dinh voi ND 282/2025/ND-CP linh vuc an ninh trat tu, tra hanh vi - muc phat, tham quyen, chuyen tiep, mau bien ban - quyet dinh xu phat; quy trinh kiem tra chuyen nganh NĐ 217/2025 + TT 56/2025/TT-BCT (Mau so 03, tam dung - dinh chi, kiem tra sau ket luan thanh tra).
TPU/XLA profiling analysis: MCP tools for XProf HTTP API (operator breakdowns, memory profiles, A/B comparisons) + methodology skills for trace parsing, MFU calculation, bottleneck identification
Launch a Docker container with Intel GPU access on Linux. Encodes the correct combination of `--device /dev/dri`, render-group access, `--ipc=host`, `ZE_AFFINITY_MASK` pinning, Hugging Face cache mount, and `--entrypoint /bin/bash` for interactive use. Use when running any Intel-XPU container (vLLM-XPU, sglang-xpu, torch-XPU, llama.cpp SYCL, etc.) and the device must be visible inside. The CUDA analogue is `docker run --gpus all` — Intel has no `--gpus` flag, you pass the Direct Rendering Manager (DRM) nodes directly.
Plan an end-to-end Intel XPU model deployment by chaining existing skills. Calls xpu-runtime-preflight (readiness), model-can-it-fit (sizing), model-config-recommend (flags), and the selected runtime skill (vllm-xpu-run / sglang-xpu-run / torch-xpu-run), then writes a single PLAN.md with one exact launch command, smoke test, and rollback to .out/skills/xpu-deploy-plan/. Use when the user asks to deploy a model on an Intel GPU end-to-end, wants a single coordinated plan, or asks which skills to run and in what order.
Inventory Intel GPUs (Arc, Arc Pro, Data Center GPU Max) on a Linux host. Detect devices, check driver health, list processes using each XPU, run a quick diagnostic, and read live utilisation.
Detect whether a Hugging Face model is text generation, text encoder, seq2seq, masked LM, vision classification, vision-language (CLIP), audio encoder, audio seq2seq, multimodal VL, diffusion, time-series, or a reward model before loading it on Intel XPU. Pairs with torch-xpu-run and vllm-xpu-run so the agent picks the right AutoModel class and input kwargs and avoids wrong-input failures after a 20-second load.
Execute a single-target CUDA-to-XPU port of a PyTorch repo with libcst-based scan, mechanical rewrite, and CPU FP64 vs target-dtype correctness verify on one forward pass. Use when the request says "port" — "port my repo to XPU", "port my repo at <path> to XPU", "rewrite the CUDA calls to XPU", "apply the mechanical transforms", "run the scan and rewrite", "make the port changes now". Not for the "migrate" verb ("migrate my repo", "migrate this repo to XPU") or a bare whole-repo workflow request where scope is not yet set — those start with cuda-to-xpu-migration, whose plan routes here. Not for assessment-only, throughput (torch-xpu-bench), op-level slowness (torch-xpu-profile), custom CUDA C++ extensions, or dual-target CUDA+XPU codebases.
Profile Intel-XPU workloads at the SYCL / Level Zero kernel level via Intel pti-gpu's unitrace. Captures per-API-call and per-kernel timing, memory transfers, oneCCL / MPI events, and hardware counters PyTorch-level profilers cannot see. Use when a hot op is already known at the torch.profiler layer and the user needs the SYCL kernel beneath, or when profiling oneCCL collectives in multi-GPU runs. Not for PyTorch-level signal (use torch-xpu-profile / vllm-xpu-profile). Requires building unitrace from source.
Run a read-only go/no-go preflight before any Intel GPU/XPU skillpack work. Checks driver health, /dev/dri permissions, render/video groups, Docker, /dev/shm, disk, proxy, and optional container-level XPU visibility. Use when the user asks whether a machine is ready for XPU model work or needs a reusable lab readiness report. Not for launching workloads, pulling images, editing system config, or verifying model output.
First-time setup for Intel XPU/GPU hosts. Detects what's missing and installs xpu-smi, configures user groups (render), sets up Intel GPU PPA repository, installs Level Zero runtime, installs Docker, and runs a post-setup verification gate. Prompts before each installation by default (use --auto for unattended). Also handles Battlemage (Arc Pro B60/B70) prerequisites on Ubuntu 24.04: nomodeset removal, OEM kernel upgrade, and compute runtime 26.18+ — use check_battlemage_prerequisites.sh when xpu-smi shows No device discovered or clinfo shows 0 platforms. Use when a bare-metal or minimally-configured machine needs to be prepared for XPU model work.
XQuery language intelligence for Claude Code (diagnostics, go-to-definition, hover, find-references) powered by xq-lsp.
Specialist in designing and developing immersive cockpit-based control systems for XR environments
座舱控制系统与沉浸式控制界面专家
Expert WebXR and immersive technology developer with specialization in browser-based AR/VR/XR applications