verilog-sv-language
π―Skillfrom a5c-ai/babysitter
Provides intelligent code generation, analysis, and refactoring capabilities specifically for Verilog and SystemVerilog hardware description languages.
Part of
a5c-ai/babysitter(18 items)
Installation
npx skills add a5c-ai/babysitter --skill verilog-sv-languageSkill Details
More from this repository10
Scaffolds new babysitter process definitions by guiding users through a structured 3-phase workflow from research to implementation.
Babysitter enables Claude Code to manage sophisticated development workflows through deterministic, resumable orchestration
Generates finite state machine (FSM) designs by creating structured state transition diagrams and corresponding implementation code based on specified workflow requirements.
Translates and validates AXI (Advanced eXtensible Interface) protocol communication specifications for hardware design and verification workflows.
Manages and enforces precise time-based rules and deadlines for workflow steps, ensuring tasks are completed within specified time windows or intervals.
Assists developers in systematically diagnosing and resolving hardware design issues in FPGA projects by providing structured debugging workflows and automated error analysis.
Skill
Validates and enforces system-level assertions for software verification and automated quality control within complex multi-step workflows.
Optimizes and refines code generation workflows by iteratively improving synthesis processes, ensuring higher quality code outputs through systematic refinement and quality convergence techniques.
Optimizes and refines content by iteratively improving text quality, structure, and clarity through AI-driven analysis and targeted revisions.